Based on synthesizable Verilog HDL in RTL level,a windowing random addressable circuit module was designed for ROIC of IRFPA by using the structure that contain discrete control unit and data-path.This circuit module has the characteristic function of windowing random addressable and readout sequence reversible.The design is compiled and simulated with Cadence NC Verilog and the simulation results show that this design satisfies the expected requirement.